On the speed-up of lock up time in the PLL frequency synthesizer

Author： Sumi Yasuaki Obote Shigeki Tsuda Kazutoshi Syoubu Kouichi Fukui Yutaka

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.84, Iss.2, 1998-02, pp. : 123-130

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A power scalable PLL frequency synthesizer for high-speed Δ—Σ ADC

By Siyang Han Baoyong Chi Xinwang Zhang Zhihua Wang

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 85002-85007

IOP Publishing

Access to resources Recommend Favorite

A low phase noise and low spur PLL frequency synthesizer for GNSS receivers

By Sen Li Jinguang Jiang Xifeng Zhou Jianghua Liu

Journal of Semiconductors, Vol. 35, Iss. 1, 2014-01 ,pp. : 15004-15011

IOP Publishing

Access to resources Recommend Favorite

A Novel (N + 1/2) Pulse Swallow Programmable Divider for the Prescaler PLL Frequency Synthesizer

By Obote S.

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 2, 1999-11 ,pp. : 117-126

Springer Publishing Company

Access to resources Recommend Favorite

A 0.8–4.2 GHz monolithic all-digital PLL based frequency synthesizer for wireless communications

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15001-15015

IOP Publishing

Access to resources Recommend Favorite

Implementation of a high speed frequency synthesizer employing a dual input phase accumulator

By Efstathiou Konstantinos Papadopoulos George

International Journal of Electronics, Vol. 87, Iss. 1, 2000-01 ,pp. : 43-56

Taylor & Francis Ltd

Access to resources Recommend Favorite