Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits

By Stojcev M.K.   Djordjevic G.L.   Stankovic T.R.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 173-178

Elsevier

Access to resources Recommend Favorite

Design and Analysis of Built-In Testers for CMOS Switched-Current Circuits

By Wang C-P.  

Analog Integrated Circuits and Signal Processing, Vol. 23, Iss. 3, 2000-06 ,pp. : 179-188

Springer Publishing Company

Access to resources Recommend Favorite

A low power test pattern generation for built-in self-test based circuits

By Ye Bo  

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite

A CMOS built-in current sensing circuit

By Beom Jeong   Sung Kim   Hong Je   Kim Jong  

International Journal of Electronics, Vol. 85, Iss. 2, 1998-08 ,pp. : 181-205

Taylor & Francis Ltd

Access to resources Recommend Favorite

Self-Checking Voter for High Speed TMR Systems

By Cazeaux José   Rossi Daniele   Metra Cecilia  

Journal of Electronic Testing, Vol. 21, Iss. 4, 2005-08 ,pp. : 377-389

Springer Publishing Company

Access to resources Recommend Favorite