A low power test pattern generation for built-in self-test based circuits
Author： Ye Bo
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.98, Iss.3, 2011-03, pp. : 301-309
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
