Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications

By Moorthi S.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1183-1189

Taylor & Francis Ltd

Access to resources Recommend Favorite

A bang-bang PLL employing dynamic gain control for low jitter and fast lock times

By Chan Michael   Postula Adam   Ding Yong   Jozwiak Lech  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. : 131-140

Springer Publishing Company

Access to resources Recommend Favorite

A low-power high-driving ability voltage control oscillator used in PLL

By Cheng Kuo-Hsing   Yang Wei-Bin   Chung Chun-Fu  

International Journal of Electronics, Vol. 91, Iss. 6, 2004-06 ,pp. : 361-375

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low phase noise and low spur PLL frequency synthesizer for GNSS receivers

By Sen Li   Jinguang Jiang   Xifeng Zhou   Jianghua Liu  

Journal of Semiconductors, Vol. 35, Iss. 1, 2014-01 ,pp. : 15004-15011

IOP Publishing

Access to resources Recommend Favorite

Clock jitter generator with picoseconds resolution

By Jovanović Goran   Stojčev Mile   Nikolić Tatjana  

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 779-792

Taylor & Francis Ltd

Access to resources Recommend Favorite