Author: Bispo Joao
Publisher: Taylor & Francis Ltd
ISSN: 1362-3060
Source: International Journal of Electronics, Vol.95, Iss.7, 2008-07, pp. : 685-704
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A Fault Tolerant Technique for FPGAs
By Emmert J.M.
Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. :
Area Minimization of Exclusive-OR Intensive Circuits in FPGAs
By Ko Seok-Bum
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :