Computer Evaluation of a Method for Combinational-Circuit Synthesis in FPGAs

Author: Shalagin S. V.  

Publisher: MAIK Nauka/Interperiodica

ISSN: 1063-7397

Source: Russian Microelectronics, Vol.33, Iss.1, 2004-01, pp. : 46-54

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract