Investigation of iridium as a gate electrode for deep sub-micron CMOS technology

By Pawlak M.A.   Schram T.   Maex K.   Vantomme A.  

Microelectronic Engineering, Vol. 70, Iss. 2, 2003-11 ,pp. : 373-376

Elsevier

Access to resources Recommend Favorite

The optimization of the double mask system to minimize the contact resistance of a Ti/Pt/Au contact

By Waytena G.   Hoff H.   Isaacson I.   Rebbert M.   Ma D.   Marrian Christie   Suehle J.  

Journal of Electronic Materials, Vol. 26, Iss. 2, 1997-02 ,pp. : 90-96

Springer Publishing Company

Access to resources Recommend Favorite

Design of low noise charge amplifier in sub-micron technology for fast shaping time

By Gryboś Paweł   Idzik Marek   Skoczeń Andrzej  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. : 107-114

Springer Publishing Company

Access to resources Recommend Favorite

A High Voltage Line Driver for Subscriber Loop Interfaces in a Low Voltage Submicron BiCMOS Technology

By Aliahmad M.   Salama C.A.T.  

Analog Integrated Circuits and Signal Processing, Vol. 17, Iss. 3, 1998-11 ,pp. : 261-274

Springer Publishing Company

Access to resources Recommend Favorite

Limitations and prospects of using the two-phase CMOS logics in upset-immune sub-100-nm VLSIs

By Stenin V.  

Russian Microelectronics, Vol. 43, Iss. 2, 2014-03 ,pp. : 102-111

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite