Related content

Impact of Body Bias on Delay Fault Testing of Sub-100 nm CMOS Circuits

By Paul Bipul   Roy Kaushik  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 115-124

Springer Publishing Company

Access to resources Recommend Favorite

A 5 GHz 90-nm CMOS all digital phase-locked loop

By Lu Ping   Sjöland Henrik  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 49-59

Springer Publishing Company

Access to resources Recommend Favorite

Modeling the characteristics of trigger elements of two-phase CMOS logic, taking into account the charge sharing effect under exposure to single nuclear particles

By Katunin Yu.   Stenin V.   Stepanov P.  

Russian Microelectronics, Vol. 43, Iss. 2, 2014-03 ,pp. : 112-124

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Modeling and analysis of the HPM pulse-width upset effect on CMOS inverter

By Xinhai Yu   Changchun Chai   Liping Qiao   Yintang Yang   Yang Liu   Xiaowen Xi  

Journal of Semiconductors, Vol. 36, Iss. 5, 2015-05 ,pp. : 54011-54016

IOP Publishing

Access to resources Recommend Favorite

Heavy ion induced electrical property degradation in sub-100 nm bulk silicon MOS devices

By Yehua Chen   Xia An   Weikang Wu   Yao Zhang   Jingjing Liu   Xing Zhang   Ru Huang  

Journal of Semiconductors, Vol. 36, Iss. 11, 2015-11 ,pp. : 114002-114005

IOP Publishing

Access to resources Recommend Favorite