Engineering Approach to CMOS-Logic Optimization Allowing for Internal Capacitances and On-Chip Interconnections

ISSN： 1063-7397

Source： Russian Microelectronics, Vol.34, Iss.5, 2005-09, pp. : 328-338

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

The Effect of Signal Activity on Propagation Delay of CMOS Logic Gates Driving Coupled On-Chip Interconnections

By Tang K.T.

Analog Integrated Circuits and Signal Processing, Vol. 31, Iss. 3, 2002-06 ,pp. : 209-224

Springer Publishing Company

Access to resources Recommend Favorite

CMOS blocks for on-chip RF test

By Ramzan Rashad

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. : 151-160

Springer Publishing Company

Access to resources Recommend Favorite

New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology

By Ymeri H. Nauwelaers B. Maex K. Roest D. De

Microelectronics International, Vol. 20, Iss. 3, 2003-12 ,pp. : 41-44

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Characterization, design and modeling of on-chip interleaved transformers in CMOS RFICs

By Zhao Dan

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 67-79

Springer Publishing Company

Access to resources Recommend Favorite

A CMOS Imager with On-Chip Temporal Filtering for Motion Pre-Processing

By Gopalan Anand

Analog Integrated Circuits and Signal Processing, Vol. 37, Iss. 3, 2003-01 ,pp. : 243-251

Springer Publishing Company

Access to resources Recommend Favorite