High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core

Author: Abderazek Ben   Yoshinaga Tsutomu   Sowa Masahiro  

Publisher: Springer Publishing Company

ISSN: 0920-8542

Source: The Journal of Supercomputing, Vol.38, Iss.1, 2006-10, pp. : 3-15

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract