A clock generator for a high-speed high-resolution pipelined A/D converter

By Lei Zhao   Yintang Yang   Zhangming Zhu   Lianxi Liu  

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 25003-25008

IOP Publishing

Access to resources Recommend Favorite

Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications

By Moorthi S.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1183-1189

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Fully Integrated CMOS Phase-Locked Loop with 30 MHz to 2 GHz Locking Range and ±35 ps Jitter

By Xu C.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 1-2, 2003-07 ,pp. : 91-97

Springer Publishing Company

Access to resources Recommend Favorite

Clock jitter generator with picoseconds resolution

By Jovanović Goran   Stojčev Mile   Nikolić Tatjana  

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 779-792

Taylor & Francis Ltd

Access to resources Recommend Favorite

Very high-speed and high-accuracy current-steering CMOS D/A converter using a novel 3-D decoder

By Aliparast Peiman   Nasirzadeh Nasser  

Analog Integrated Circuits and Signal Processing, Vol. 60, Iss. 3, 2009-09 ,pp. : 195-204

Springer Publishing Company

Access to resources Recommend Favorite