Design challenges of a 65 nm CMOS stacked folded differential PA structure for mobile communications

Author： Luque Yohann   Deltimple Nathalie   Kerhervé Eric   Belot Didier  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.68, Iss.2, 2011-08, pp. : 155-162

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design and analysis of 20 Gb/s inductorless limiting amplifier in 65 nm CMOS technology

By Rui He   Jianfei Xu   Na Yan   Jie Sun   Liqian Bian   Hao Min  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105002-105008

IOP Publishing

Access to resources Recommend Favorite

Experimental characterization of peripheral photocurrent in CMOS photodiodes down to 65 nm technology

By Blanco-Filgueira B.   López P.   Roldán J.B.  

Semiconductor Science and Technology, Vol. 28, Iss. 4, 2013-04 ,pp. : 45011-45017

IOP Publishing

Access to resources Recommend Favorite

A 60 GHz receiver front-end in 65 nm CMOS

By Tao Sha  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 61-71

Springer Publishing Company

Access to resources Recommend Favorite

Model and physical implementation of multi-port PUF in 65 nm CMOS

By Zhang Yuejun  

International Journal of Electronics, Vol. 100, Iss. 1, 2013-01 ,pp. : 112-125

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 3 Gb/s multichannel transceiver in 65 nm CMOS technology

By  

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15003-15010

IOP Publishing

Access to resources Recommend Favorite