Architecture synthesis methodology for cost-effective run-time reconfigurable systems

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.4, Iss.3-4, 2010-03, pp. : 225-234

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey

By Shoa Alireza Shirani Shahram

Journal of VLSI Signal Processing, Vol. 39, Iss. 3, 2005-03 ,pp. : 213-235

Springer Publishing Company

Access to resources Recommend Favorite

Synthesis and Time Partitioning for Reconfigurable Systems

By Ouni B. Mtibaa A. Abid M.

Design Automation for Embedded Systems, Vol. 9, Iss. 3, 2004-09 ,pp. : 177-191

Springer Publishing Company

Access to resources Recommend Favorite

Plato: a genetic algorithm approach to run-time reconfiguration in autonomic computing systems

By Ramirez Andres

Cluster Computing, Vol. 14, Iss. 3, 2011-09 ,pp. : 229-244

Springer Publishing Company

Access to resources Recommend Favorite

Run-time mapping for dynamic reconfiguration management in embedded systems

By Benoit Pascal

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 276-291

Inderscience Publishers

Access to resources Recommend Favorite

Networking Intelligent Systems for Cost-effective Automation

By Karg Rolf

Assembly Automation, Vol. 13, Iss. 3, 1993-12 ,pp. : 24-27

Emerald Group Publishing Ltd

Access to resources Recommend Favorite