Novel Deprocessing Technique for Failure Analysis of Flip-Chip Integrated Circuit Packages

Author： Marks M.R.  

Publisher： Springer Publishing Company

ISSN： 1529-8159

Source： Practical Failure Analysis, Vol.1, Iss.6, 2001-12, pp. : 45-52

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Investigation of a solder bumping technique for flip-chip interconnection

By Hutt David A   Rhodes Daniel G   Conway Paul P   Mannan Samjid H   Whalley David C   Holmes Andrew S  

Soldering & Surface Mount Technology, Vol. 12, Iss. 1, 2000-01 ,pp. : 7-14

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

On the degradation of the solder joints of underfilled flip chip packages: a case study

By Qun Zhang   Xiaoming Xie   Liu Chen   Guozhong Wang   Zhaonian Cheng   Kempe Wolfgang  

Soldering & Surface Mount Technology, Vol. 12, Iss. 3, 2000-12 ,pp. : 24-28

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Finite element analysis of flip?–?chip on board (FCOB) assembly during reflow soldering process

By Addagarla Annapurna   Prasad N. Siva  

Soldering & Surface Mount Technology, Vol. 24, Iss. 2, 2012-04 ,pp. : 92-99

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

The effects of bump height on the reliability of ACF in flip-chip

By Wu C.M.L.   Liu Johan   Yeung N.H.  

Soldering & Surface Mount Technology, Vol. 13, Iss. 1, 2001-01 ,pp. : 25-30

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Optimisation modelling for flip-chip solder joint reliability

By Stoyanov S   Bailey C   Cross M  

Soldering & Surface Mount Technology, Vol. 14, Iss. 1, 2002-01 ,pp. : 49-58

Emerald Group Publishing Ltd

Access to resources Recommend Favorite