Optimal FPGA implementation of CL multiwavelets architecture for signal denoising application

Author： Kumar B. Mohan Lavanya R. Vidhya Sumesh E.P.

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.3, 2013-03, pp. : 288-301

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

FPGA-based architecture and implementation techniques of a low-complexity hybrid RAKE receiver for a DS-UWB communication system

By Thomos Christos Kalivas Grigorios

Telecommunication Systems, Vol. 52, Iss. 4, 2013-04 ,pp. : 2115-2132

Springer Publishing Company

Access to resources Recommend Favorite

FPGA-based architecture and implementation techniques of a low-complexity hybrid RAKE receiver for a DS-UWB communication system

By Thomos Christos Kalivas Grigorios

Telecommunication Systems, Vol. 52, Iss. 4, 2013-04 ,pp. : 2083-2099

Springer Publishing Company

Access to resources Recommend Favorite

Optimized FPGA implementation of a multi program PCR related measurements system in DVB-T: architecture exploration

By Mannino C. Rabah H. Weber S. Tanougast C. Berviller Y. Janiaut M.

International Journal of Electronics, Vol. 93, Iss. 6, 2006-06 ,pp. : 373-383

Taylor & Francis Ltd

Access to resources Recommend Favorite

B-spline wavelets for signal denoising and image compression

By Fahmy M.

Signal, Image and Video Processing, Vol. 5, Iss. 2, 2011-06 ,pp. : 141-153

Springer Publishing Company

Access to resources Recommend Favorite

FPGA-based architecture for motion sequence extraction

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 435-450

Taylor & Francis Ltd

Access to resources Recommend Favorite