Performance exploration of adder architectures for small to moderate-sized low-power, high-performance adders

Author: Gupta Anu   Shekhar Chandra  

Publisher: Emerald Group Publishing Ltd

ISSN: 1356-5362

Source: Microelectronics International, Vol.22, Iss.3, 2005-03, pp. : 20-27

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract