Code mapping algorithm for custom instructions on reconfigurable instruction set processors

By    

International Journal of Electronics, Vol. 102, Iss. 1, 2015-01 ,pp. : 18-31

Taylor & Francis Ltd

Access to resources Recommend Favorite

The architecture of a highly reconfigurable RISC dataflow array processor

By Sait Sadiq M.   Farooqui Aamir A.  

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 493-518

Taylor & Francis Ltd

Access to resources Recommend Favorite

Instruction-Based Self-Testing of Processor Cores

By Kranitis N.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 103-112

Springer Publishing Company

Access to resources Recommend Favorite

Design and implementation of a high performance network security processor

By Wang Haixin   Bai Guoqiang   Chen Hongyi  

International Journal of Electronics, Vol. 97, Iss. 3, 2010-03 ,pp. : 309-325

Taylor & Francis Ltd

Access to resources Recommend Favorite

A reconfigurable analog processor using coarse-grained, heterogeneous configurable analog blocks for field programmable mixed-signal processing

By Fu Wen-Hui   Jiang Jun   Qin Xi   Yi Ting   Hong Zhi-Liang  

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 1, 2011-07 ,pp. : 93-100

Springer Publishing Company

Access to resources Recommend Favorite