Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores

By Chen L.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 529-538

Springer Publishing Company

Access to resources Recommend Favorite

Design of Embedded Self-Testing Checkers for t -UED and BUED Codes: On-line Testing (Guest Editors: Cecilia Metra and Matteo Sonza Reorda)

By Tarnick Steffen  

Journal of Electronic Testing, Vol. 20, Iss. 5, 2004-10 ,pp. : 465-477

Springer Publishing Company

Access to resources Recommend Favorite

A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores

By Tehranipour M.H.  

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 155-168

Springer Publishing Company

Access to resources Recommend Favorite

Exploring opportunities to improve the performance of a reconfigurable instruction set processor

By  

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 481-500

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Vlsi Neural Network Processor Based on Hippocampal Model

By Tsai R.H.  

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 2, 1998-02 ,pp. : 201-213

Springer Publishing Company

Access to resources Recommend Favorite