Combining a multi deposition multi annealing technique with a scavenging (Ti) to improve the high-k/metal gate stack performance for a gate-last process

Author: ShuXiang Zhang   Hong Yang   Bo Tang   Zhaoyun Tang   Yefeng Xu   Jing Xu   Jiang Yan  

Publisher: IOP Publishing

ISSN: 1674-4926

Source: Journal of Semiconductors, Vol.35, Iss.10, 2014-10, pp. : 106001-106005

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content