ESD Protection Design With Low-Capacitance Consideration for High-Speed/High-Frequency I/O Interfaces in Integrated Circuits

Publisher： Bentham Science Publishers

E-ISSN： 2212-4047|1|2|131-145

ISSN： 1872-2121

Source： Recent Patents on Engineering, Vol.1, Iss.2, 2007-06, pp. : 131-145

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Low Energy, Low Latency and High Speed Array Divider Circuit Using a Shannon Theorem Based Adder Cell

By  

Recent Patents on Nanotechnology, Vol. 3, Iss. 1, 2009-01 ,pp. : 61-72

Bentham Science Publishers

Access to resources Recommend Favorite

Sequential Design and Analysis of High-Accuracy and Low-Accuracy Computer Codes

By Xiong Shifeng  

Technometrics, Vol. 55, Iss. 1, 2013-02 ,pp. : 37-46

Taylor & Francis Ltd

Access to resources Recommend Favorite

Recent Patents on Cu/low-k Dielectrics Interconnects in Integrated Circuits

By  

Recent Patents on Nanotechnology, Vol. 1, Iss. 3, 2007-11 ,pp. : 193-209

Bentham Science Publishers

Access to resources Recommend Favorite

Measurement of the Temperature of High-Speed Processes

By Kasparov K.N.   Belozerov A.V.  

Measurement Techniques, Vol. 45, Iss. 12, 2002-12 ,pp. : 1256-1263

Springer Publishing Company

Access to resources Recommend Favorite

VLSI Implementation of High Speed-Low Power-Area Efficient Multiplier Using Modified Vedic Mathematical Techniques

By  

Recent Patents on Computer Science, Vol. 9, Iss. 3, 2017-01 ,pp. : 216-221

Bentham Science Publishers

Access to resources Recommend Favorite