ESD Protection Design With Low-Capacitance Consideration for High-Speed/High-Frequency I/O Interfaces in Integrated Circuits

Publisher: Bentham Science Publishers

E-ISSN: 2212-4047|1|2|131-145

ISSN: 1872-2121

Source: Recent Patents on Engineering, Vol.1, Iss.2, 2007-06, pp. : 131-145

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract