A study of considering the reliability issues on ASIC/Memory integration by SIP (System-in-Package) technology

By Song Y.-H.   Kim S.G.   Lee S.B.   Rhee K.J.   Kim T.S.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1405-1410

Elsevier

Access to resources Recommend Favorite

Electrical and Mechanical Properties of Through-Silicon Vias and Bonding Layers in Stacked Wafers for 3D Integrated Circuits

By Hwang Sung-Hwan  

Journal of Electronic Materials, Vol. 41, Iss. 2, 2012-02 ,pp. : 232-240

Springer Publishing Company

Access to resources Recommend Favorite

An accurate and compact 3D tracking system using a single camera and ultrasound

By Sugimoto Masanori   Kanie Noriyoshi   Nakamura Shigeki   Hashizume Hiromichi  

Journal of Location Based Services, Vol. 8, Iss. 1, 2014-01 ,pp. : 18-35

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low cross-sensitivity dual-axis silicon-on-insulator accelerometer integrated as a system in package with digital output

By Alfaifi Ahmad   Allidina Karim   Nabki Frederic   El-Gamal Mourad  

Analog Integrated Circuits and Signal Processing, Vol. 77, Iss. 3, 2013-12 ,pp. : 345-354

Springer Publishing Company

Access to resources Recommend Favorite

Improving the deflection of wire bonds in stacked chip scale package (CSP)

By Yao Y.F.   Lin T.Y.   Chua K.H.  

Microelectronics Reliability, Vol. 43, Iss. 12, 2003-12 ,pp. : 2039-2045

Elsevier

Access to resources Recommend Favorite