Performance-constrained analogue layout retargeting and optimisation with geometric programming

Author：      

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.101, Iss.9, 2014-09, pp. : 1287-1299

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Performance and optimisation of dual material gate short channel BULK MOSFETs for analogue/mixed signal applications

By Mohankumar N.   Syamal Binit   Sarkar C. K.  

International Journal of Electronics, Vol. 96, Iss. 6, 2009-06 ,pp. : 603-611

Taylor & Francis Ltd

Access to resources Recommend Favorite

LMS algorithm for programming an analogue memory cell

By de la Cruz-Alejo Jesús   Oliva-Moreno L. Noé  

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 863-879

Taylor & Francis Ltd

Access to resources Recommend Favorite

New layout strategies with improved matching performance

By He Chengming   Dai Xin   Xing Hanqing   Chen Degang  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 3, 2006-12 ,pp. : 281-289

Springer Publishing Company

Access to resources Recommend Favorite

Current Mirror Layout Strategies for Enhancing Matching Performance

By Lan M-F.   Tammineedi A.   Geiger R.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 1, 2001-07 ,pp. : 9-26

Springer Publishing Company

Access to resources Recommend Favorite

Performance comparison of radiation-hardened layout techniques

By Lingjuan Lü   Ruping Liu   Min Lin   Zehua Sang   Shichang Zou   Genqing Yang  

Journal of Semiconductors, Vol. 35, Iss. 6, 2014-06 ,pp. : 65006-65009

IOP Publishing

Access to resources Recommend Favorite