VLS Grown 4H-SiC Buried P⁺ Layers for JFET Lateral Structures

E-ISSN： 1662-9752|2015|821|789-792

ISSN： 0255-5476

Source： Materials Science Forum, Vol.2015, Iss.821, 2015-07, pp. : 789-792

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Very High Sustainable Forward Current Densities on 4H-SiC p-n Junctions Formed by VLS Localized Epitaxy of Heavily Al-Doped p⁺⁺ Emitters

Materials Science Forum, Vol. 2017, Iss. 897, 2017-06 ,pp. : 63-66

Trans Tech Publications

Access to resources Recommend Favorite

Ion Implanted Lateral p⁺-i-n⁺ Diodes on HPSI 4H-SiC

Materials Science Forum, Vol. 2015, Iss. 821, 2015-07 ,pp. : 620-623

Trans Tech Publications

Access to resources Recommend Favorite

Improvement of 4H-SiC Epitaxial Layers Grown on 2^o Offcut Si-Face Substrates

Materials Science Forum, Vol. 2016, Iss. 858, 2016-06 ,pp. : 133-136

Trans Tech Publications

Access to resources Recommend Favorite

Temperature Dependence of Minority Carrier Lifetime in Epitaxially Grown p⁺-p^–-n⁺ 4H-SiC Drift Step Recovery Diodes

Materials Science Forum, Vol. 2015, Iss. 821, 2015-07 ,pp. : 632-635

Trans Tech Publications

Access to resources Recommend Favorite

Switching Performance of V-Groove Trench Gate SiC MOSFETs with Grounded Buried p⁺ Regions

Materials Science Forum, Vol. 2017, Iss. 897, 2017-06 ,pp. : 505-508

Trans Tech Publications

Access to resources Recommend Favorite