Creating a parameterized model of a CMOS transistor with a gate of enclosed layout

Publisher: IOP Publishing

E-ISSN: 1742-6596|675|4|177-181

ISSN: 1742-6596

Source: Journal of Physics: Conference Series , Vol.675, Iss.4, 2016-02, pp. : 177-181

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next