Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology ^†

By Batra Pooja   Skordas Spyridon   LaTulipe Douglas   Winstel Kevin   Kothandaraman Chandrasekharan   Himmel Ben   Maier Gary   He Bishan   Wehella Gamage Deepal   Golz John   Lin Wei   Vo Tuan   Priyadarshini Deepika   Hubbard Alex   Cauffman Kristian   Peethala Brown   Barth John   Kirihata Toshiaki   Graves-Abe Troy   Robson Norman   Iyer Subramanian  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 2, 2014-05 ,pp. : 77-89

MDPI

Access to resources Recommend Favorite

Fabrication and Measurement of a Suspended Nanochannel Microbridge Resonator Monolithically Integrated with CMOS Readout Circuitry

By Vidal-Álvarez Gabriel   Marigó Eloi   Torres Francesc   Barniol Núria  

Micromachines, Vol. 7, Iss. 3, 2016-03 ,pp. : 40-40

MDPI

Access to resources Recommend Favorite

Timing-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS

By Mäkipää Jani   Turnquist Matthew J.   Laulainen Erkka   Koskinen Lauri  

Journal of Low Power Electronics and Applications, Vol. 2, Iss. 2, 2012-06 ,pp. : 180-196

MDPI

Access to resources Recommend Favorite

The Design and Implementation of a Low-Power Gating Scan Element in 32/28 nm CMOS Technology

By Naeini Mahshid Mojtabavi   Dass Sreedharan Baskara   Ooi Chia Yee  

Journal of Low Power Electronics and Applications, Vol. 7, Iss. 2, 2017-04 ,pp. : 7-7

MDPI

Access to resources Recommend Favorite

A Compact W-Band Reflection-Type Phase Shifter with Extremely Low Insertion Loss Variation Using 0.13 µm CMOS Technology

By Deng Xiao-Dong   Li Yihu   Wu Wen   Xiong Yong-Zhong  

Micromachines, Vol. 6, Iss. 3, 2015-03 ,pp. : 390-395

MDPI

Access to resources Recommend Favorite