120V Low Side LDMOS Device with Sided Isolation of 0.35μm CMOS Compatible Process

By Deivasigamani Ravi  

MATEC Web of conference, Vol. 201, Iss. issue, 2018-09 ,pp. : 02005-02005

Edp Sciences

Access to resources Recommend Favorite

Design of a Low on Resistance High Voltage (120V) Novel 3D NLDMOS with Side Isolation Based on 0.35um BCD Process Technology

By Yang Shao-Ming  

MATEC Web of conference, Vol. 201, Iss. issue, 2018-09 ,pp. : 02004-02004

Edp Sciences

Access to resources Recommend Favorite

Case study of stationary energy storage device in a 3 kV DC traction system

By  

MATEC Web of conference, Vol. 180, Iss. issue, 2018-07 ,pp. : 02005-02005

Edp Sciences

Access to resources Recommend Favorite

Effects of Nanoscale V-Shaped Pits on GaN-Based Light Emitting Diodes

By Chen Shuo-Wei   Li Heng   Chang Chia-Jui   Lu Tien-Chang  

Materials, Vol. 10, Iss. 2, 2017-01 ,pp. : 113-113

MDPI

Access to resources Recommend Favorite

V-Defect and Dislocation Analysis in InGaN Multiple Quantum Wells on Patterned Sapphire Substrate

By  

Key Engineering Materials, Vol. 2018, Iss. 787, 2018-12 ,pp. : 37-41

Trans Tech Publications

Access to resources Recommend Favorite