Effect of Charge Trapping on the Asymmetrical Shift of Memory Window in MFIS Devices

By Lee Y. W.   Kang D.   Roh Y.   Lee S. K.   Kim Y.  

Integrated Ferroelectrics, Vol. 49, Iss. 1, 2002-01 ,pp. : 31-40

Taylor & Francis Ltd

Access to resources Recommend Favorite

Transistor memory devices with large memory windows, using multi-stacking of densely packed, hydrophobic charge trapping metal nanoparticle array

By  

Nanotechnology, Vol. 25, Iss. 50, 2014-12 ,pp. : 505604-505614

IOP Publishing

Access to resources Recommend Favorite

Effect of Pre-annealing to Blocking Oxide on the Performance of Dual Trapping-layer Engineered Charge Trapping Memory

By Chen Guoxing   Huo Zongliang   Han Yulong   Li Xinkai   Zhang Dong   Liu Su   Liu Ming  

Integrated Ferroelectrics, Vol. 151, Iss. 1, 2014-02 ,pp. : 56-60

Taylor & Francis Ltd

Access to resources Recommend Favorite

CONTROLLABLE CHARGE DENSITY IN THE Si NANOCRYSTALS NONVOLATILE MEMORY

By SHEN J.   LU T.   ALEXE M.   KIDUN O.   ZACHARIAS M.  

Integrated Ferroelectrics, Vol. 78, Iss. 1, 2006-11 ,pp. : 271-279

Taylor & Francis Ltd

Access to resources Recommend Favorite

A MODEL FOR A RESISTIVE SWITCH MEMORY CELL WITH RECHARGEABLE SPACE CHARGE

By Schroeder Herbert  

Integrated Ferroelectrics, Vol. 90, Iss. 1, 2007-04 ,pp. : 113-120

Taylor & Francis Ltd

Access to resources Recommend Favorite