Probabilistic Design of Fault Tolerant Control via Parameterization

ISSN： 0278-081X

Source： Circuits, Systems, and Signal Processing, Vol.26, Iss.3, 2007-06, pp. : 325-351

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design methodology for systematic derivation of fault-tolerant processor array architectures

By Soudris D. Poechmueller P. Kyriakis-Bitzaros E. D. Birbas M. Goutis C. Thanailakis A.

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 615-624

Taylor & Francis Ltd

Access to resources Recommend Favorite

Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs

By Sterpone L. Sonza Reorda M. Violante M. Kastensmidt F. Carro L.

Journal of Electronic Testing, Vol. 23, Iss. 1, 2007-02 ,pp. : 47-54

Springer Publishing Company

Access to resources Recommend Favorite

Distributed fault-tolerant topology control in wireless multi-hop networks

By Saha Indranil

Wireless Networks, Vol. 16, Iss. 6, 2010-08 ,pp. : 1511-1524

Springer Publishing Company

Access to resources Recommend Favorite

Towards Fault-Tolerant Fine-Grained Data Access Control for Smart Grid

By Wu Jun Dong Mianxiong Ota Kaoru Zhou Zhenyu Duan Bin

Wireless Personal Communications, Vol. 75, Iss. 3, 2014-04 ,pp. : 1787-1808

Springer Publishing Company

Access to resources Recommend Favorite

A Fault Tolerant Technique for FPGAs

By Emmert J.M.

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 591-606

Springer Publishing Company

Access to resources Recommend Favorite