A bang-bang PLL employing dynamic gain control for low jitter and fast lock times

Author： Chan Michael   Postula Adam   Ding Yong   Jozwiak Lech  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.49, Iss.2, 2006-11, pp. : 131-140

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Bang-bang Controls and Piecewise Constant ones for Continuous Roesser Systems

By Idczak Dariusz   Majewski Marek  

Multidimensional Systems and Signal Processing, Vol. 17, Iss. 2-3, 2006-07 ,pp. : 243-255

Springer Publishing Company

Access to resources Recommend Favorite

A low jitter PLL clock used for phase change memory

By Xiao Hong   Houpeng Chen   Zhitang Song   Daolin Cai   Xi Li  

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 25012-25016

IOP Publishing

Access to resources Recommend Favorite

A low-power high-driving ability voltage control oscillator used in PLL

By Cheng Kuo-Hsing   Yang Wei-Bin   Chung Chun-Fu  

International Journal of Electronics, Vol. 91, Iss. 6, 2004-06 ,pp. : 361-375

Taylor & Francis Ltd

Access to resources Recommend Favorite

On the speed-up of lock up time in the PLL frequency synthesizer

By Sumi Yasuaki   Obote Shigeki   Tsuda Kazutoshi   Syoubu Kouichi   Fukui Yutaka  

International Journal of Electronics, Vol. 84, Iss. 2, 1998-02 ,pp. : 123-130

Taylor & Francis Ltd

Access to resources Recommend Favorite

A self-biased PLL with low power and compact area

By Hailong Jia   Xianmin Chen   Qi Liu   Guangtao Feng  

Journal of Semiconductors, Vol. 36, Iss. 10, 2015-10 ,pp. : 105007-105011

IOP Publishing

Access to resources Recommend Favorite