Reduced simulation models of wafer fabrication facilities

ISSN： 0020-7543

Source： International Journal of Production Research, Vol.37, Iss.12, 1999-08, pp. : 2685-2701

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Prioritising production and engineering lots in wafer fabrication facilities: a simulation study

By Crist Kristy

International Journal of Production Research, Vol. 49, Iss. 11, 2011-06 ,pp. : 3105-3125

Taylor & Francis Ltd

Access to resources Recommend Favorite

Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities

By Lim Seung-Kil Kim Jae-Gon Kim Hwa-Joong

International Journal of Production Research, Vol. 52, Iss. 12, 2014-06 ,pp. : 3710-3724

Taylor & Francis Ltd

Access to resources Recommend Favorite

Modelling, control and simulation of an IC wafer fabrication system: a generalized stochastic coloured timed Petri Net approach

By Lin M-H. Fu L-C.

International Journal of Production Research, Vol. 38, Iss. 14, 2000-09 ,pp. : 3305-3341

Taylor & Francis Ltd

Access to resources Recommend Favorite

A neural network approach for batching decisions in wafer fabrication

By Sung C. S. Choung Y. I.

International Journal of Production Research, Vol. 37, Iss. 13, 1999-09 ,pp. : 3101-3114

Taylor & Francis Ltd

Access to resources Recommend Favorite

Investigation of flow mechanisms in semiconductor wafer fabrication

By Kim S.

International Journal of Production Research, Vol. 41, Iss. 4, 2003-01 ,pp. : 681-698

Taylor & Francis Ltd

Access to resources Recommend Favorite