Characterization of defect density created by stress in the gate to drain overlap region using GIDL current model in n-channel MOSFET
Author： Maouhoub N.
Publisher： Springer Publishing Company
ISSN： 1569-8025
Source： Journal of Computational Electronics, Vol.10, Iss.1-2, 2011-06, pp. : 141-143
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
