Versatile BIST: An Integrated Approach to On-line/Off-line BIST for Data-Dominated Architectures

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.13, Iss.2, 1998-10, pp. : 189-200

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Cost/Quality Trade-off in Synthesis for BIST

By Bukovjan P.

Journal of Electronic Testing, Vol. 17, Iss. 2, 2001-04 ,pp. : 109-119

Springer Publishing Company

Access to resources Recommend Favorite

Testability Trade-Offs for BIST Data Paths

By Nicolici Nicola

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 169-179

Springer Publishing Company

Access to resources Recommend Favorite

A Unified DFT Approach for BIST and External Test

By Flottes M.-L.

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 49-60

Springer Publishing Company

Access to resources Recommend Favorite

Allocation Techniques for Reducing BIST Area Overhead of Data Paths

By Parulkar I.

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 149-166

Springer Publishing Company

Access to resources Recommend Favorite

Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST

By Liang H-G.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 159-170

Springer Publishing Company

Access to resources Recommend Favorite