A Unified DFT Approach for BIST and External Test

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.19, Iss.1, 2003-02, pp. : 49-60

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Ring Architecture Strategy for BIST Test Pattern Generation

By Fagot C.

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 223-231

Springer Publishing Company

Access to resources Recommend Favorite

On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST

By Kalligeros E.

Journal of Electronic Testing, Vol. 18, Iss. 3, 2002-06 ,pp. : 315-332

Springer Publishing Company

Access to resources Recommend Favorite

Using At-Speed BIST to Test LVDS Serializer/Deserializer Function

By Eckersand M.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 171-177

Springer Publishing Company

Access to resources Recommend Favorite

On Using Twisted-Ring Counters for Test Set Embedding in BIST

By Swaminathan S.

Journal of Electronic Testing, Vol. 17, Iss. 6, 2001-12 ,pp. : 529-542

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L. Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite