High-Level Test Synthesis for Behavioral and Structural Designs

By Papachristou C.A.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 167-188

Springer Publishing Company

Access to resources Recommend Favorite

Estimation of BIST Resources During High-Level Synthesis

By Parulkar I.  

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 221-237

Springer Publishing Company

Access to resources Recommend Favorite

High-Level Power Analysis for Intellectual Property-Based Digital Systems

By Durrani Yaseer   Alcaide Teresa  

Circuits, Systems, and Signal Processing, Vol. 33, Iss. 4, 2014-04 ,pp. : 1035-1051

Springer Publishing Company

Access to resources Recommend Favorite

Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays

By Wang L-C.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 121-135

Springer Publishing Company

Access to resources Recommend Favorite

A symbolic approach toward high-level variation-aware topology synthesis of Delta-Sigma modulators

By Webb Matthew   Tang Hua  

International Journal of Electronics, Vol. 95, Iss. 10, 2008-01 ,pp. : 1033-1053

Taylor & Francis Ltd

Access to resources Recommend Favorite