High-Level Controllability and Observability Analysis for Test Synthesis

By Hsu F.F.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 93-103

Springer Publishing Company

Access to resources Recommend Favorite

Estimation of BIST Resources During High-Level Synthesis

By Parulkar I.  

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 221-237

Springer Publishing Company

Access to resources Recommend Favorite

Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays

By Wang L-C.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 121-135

Springer Publishing Company

Access to resources Recommend Favorite

A symbolic approach toward high-level variation-aware topology synthesis of Delta-Sigma modulators

By Webb Matthew   Tang Hua  

International Journal of Electronics, Vol. 95, Iss. 10, 2008-01 ,pp. : 1033-1053

Taylor & Francis Ltd

Access to resources Recommend Favorite

High-level modeling of resistor string based digital-to-analog converters

By Saponara Sergio   Baldetti Tommaso   Fanucci Luca   Volpi Emilio   D’Ascoli Francesco  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 3, 2011-03 ,pp. : 407-416

Springer Publishing Company

Access to resources Recommend Favorite