Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.16, Iss.3, 2000-06, pp. : 213-226

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A low power test pattern generation for built-in self-test based circuits

By Ye Bo

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite

Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption

By Inoue M.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 55-62

Springer Publishing Company

Access to resources Recommend Favorite

Reducing Test Time in the High-Volume Production of Analog Circuits using Efficient Test-Vector Generation and Interpolation Techniques

By Slamani M.

Journal of Electronic Testing, Vol. 17, Iss. 5, 2001-10 ,pp. : 417-425

Springer Publishing Company

Access to resources Recommend Favorite

Automatic Test Pattern Generation for Resistive Bridging Faults

By Engelke Piet

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 61-69

Springer Publishing Company

Access to resources Recommend Favorite

A Ring Architecture Strategy for BIST Test Pattern Generation

By Fagot C.

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 223-231

Springer Publishing Company

Access to resources Recommend Favorite