Author： Savir J.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.16, Iss.4, 2000-08, pp. : 369-380
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
BIST-Based Delay-Fault Testing in FPGAs
Journal of Electronic Testing, Vol. 19, Iss. 5, 2003-10 ,pp. :
A Ring Architecture Strategy for BIST Test Pattern Generation
By Fagot C.
Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. :
The Coupling Model for Function and Delay Faults
By Yi Joonhwan
Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. :
Scalable Delay Fault BIST for Use with Low-Cost ATE
By Polian Ilia
Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. :