Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes ∗

By Tarnick Steffen  

Journal of Electronic Testing, Vol. 21, Iss. 4, 2005-08 ,pp. : 391-404

Springer Publishing Company

Access to resources Recommend Favorite

Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits

By Stojcev M.K.   Djordjevic G.L.   Stankovic T.R.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 173-178

Elsevier

Access to resources Recommend Favorite

Self-Checking Voter for High Speed TMR Systems

By Cazeaux José   Rossi Daniele   Metra Cecilia  

Journal of Electronic Testing, Vol. 21, Iss. 4, 2005-08 ,pp. : 377-389

Springer Publishing Company

Access to resources Recommend Favorite

An efficient test generation for multiple fault coverage of two-rail checkers

By Pang Joseph C. W.   Wong Mike W. T.   Lee Y. S.  

International Journal of Electronics, Vol. 83, Iss. 6, 1997-12 ,pp. : 837-848

Taylor & Francis Ltd

Access to resources Recommend Favorite

Strongly code-disjoint CMOS built-in intermediate voltage sensor for totally self-checking circuits

By Wong Mike W. T.   Pang Joseph C. W.   Lee Y. S.  

International Journal of Electronics, Vol. 86, Iss. 11, 1999-11 ,pp. : 1367-1375

Taylor & Francis Ltd

Access to resources Recommend Favorite