On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.3, 2002-06, pp. : 315-332

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor

By Novák O.

Journal of Electronic Testing, Vol. 20, Iss. 1, 2004-02 ,pp. : 109-122

Springer Publishing Company

Access to resources Recommend Favorite

An effective logic BIST scheme based on LFSR-reseeding and TVAC

International Journal of Electronics, Vol. 101, Iss. 9, 2014-09 ,pp. : 1217-1229

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Low Power Pseudo-Random BIST Technique

By Basturkmen Nadir Z.

Journal of Electronic Testing, Vol. 19, Iss. 6, 2003-01 ,pp. : 637-644

Springer Publishing Company

Access to resources Recommend Favorite

A Ring Architecture Strategy for BIST Test Pattern Generation

By Fagot C.

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 223-231

Springer Publishing Company

Access to resources Recommend Favorite

A Unified DFT Approach for BIST and External Test

By Flottes M.-L.

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 49-60

Springer Publishing Company

Access to resources Recommend Favorite