CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.4-5, 2002-08, pp. : 455-473

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

By Iyengar V.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 213-230

Springer Publishing Company

Access to resources Recommend Favorite

A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite

On Concurrent Test of Core-Based SOC Design

By Huang Y.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 401-414

Springer Publishing Company

Access to resources Recommend Favorite

A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm

By Koranne S.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 415-434

Springer Publishing Company

Access to resources Recommend Favorite

An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch

By Basu S.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 475-485

Springer Publishing Company

Access to resources Recommend Favorite