A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite

Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays

By Wang L-C.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 121-135

Springer Publishing Company

Access to resources Recommend Favorite

On IEEE P1500's Standard for Embedded Core Test

By Marinissen E.J.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 365-383

Springer Publishing Company

Access to resources Recommend Favorite

On Concurrent Test of Core-Based SOC Design

By Huang Y.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 401-414

Springer Publishing Company

Access to resources Recommend Favorite

Stimulus generation of a built-in self-test using oscillation based test structures

By Novak Franc   Santo Zarnik Marina   Kač Uroš  

International Journal of Electronics, Vol. 89, Iss. 11, 2003-11 ,pp. : 811-820

Taylor & Francis Ltd

Access to resources Recommend Favorite