A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite

An Integrated Framework for the Design and Optimization of SOC Test Solutions

By Larsson E.   Peng Z.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 385-400

Springer Publishing Company

Access to resources Recommend Favorite

CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing

By Benabdenbi M.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 455-473

Springer Publishing Company

Access to resources Recommend Favorite

Development of 2.4 and 3.5?GHz 0.15? µ m GaAs PHEMT medium-power amplifier employing core-based design approach

By Rasmi Amiza   Marzuki Arjuna   Osman Mohd Nizam   Rahim Ahmad Ismat Abdul   Yahya Mohamed Razman   Mat Abdul Fatah Awang  

Microelectronics International, Vol. 27, Iss. 1, 2010-01 ,pp. : 25-32

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A Graph-Based Approach to Power-Constrained SOC Test Scheduling

By Su Chih-Pin   Wu Cheng-Wen  

Journal of Electronic Testing, Vol. 20, Iss. 1, 2004-02 ,pp. : 45-60

Springer Publishing Company

Access to resources Recommend Favorite