Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST

By Liang H-G.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 159-170

Springer Publishing Company

Access to resources Recommend Favorite

Minimized Power Consumption for Scan-Based BIST

By Gerstendörfer S.  

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 203-212

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L.   Lee K-J.  

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite

Static Test Compaction for Scan-Based Designs to Reduce Test Application Time

By Pomeranz I.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 541-552

Springer Publishing Company

Access to resources Recommend Favorite

A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite