A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite

A low power 8-tap digital FIR filter for PRML read channels

By Ki Hoon-Jae   Lee Cheon-Su   Paik Woo-Hyun   Hwang In-Chul   Chae Kwan-Yeob   Yoo Jang-Sik   Kim Soo-Won  

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 445-455

Taylor & Francis Ltd

Access to resources Recommend Favorite

Optimized FPGA implementation of a multi program PCR related measurements system in DVB-T: architecture exploration

By Mannino C.   Rabah H.   Weber S.   Tanougast C.   Berviller Y.   Janiaut M.  

International Journal of Electronics, Vol. 93, Iss. 6, 2006-06 ,pp. : 373-383

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Architecture for Self-Healing Digital Systems

By Lala P.K.  

Journal of Electronic Testing, Vol. 19, Iss. 5, 2003-10 ,pp. : 523-535

Springer Publishing Company

Access to resources Recommend Favorite

CMOS Analog Implementation of a Discrete-Time 9-Tap FIR Filter with Circular Buffer Architecture

By Wang R.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 2, 2001-08 ,pp. : 149-160

Springer Publishing Company

Access to resources Recommend Favorite