A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

Author: Goel S.K.  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.19, Iss.4, 2003-08, pp. : 425-435

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract