Novel multiple-selected and multiple-valued memory design using negative differential resistance circuits suitable for standard SiGe-based BiCMOS process

By Gan Kwang-Jow  

Analog Integrated Circuits and Signal Processing, Vol. 59, Iss. 2, 2009-05 ,pp. : 161-167

Springer Publishing Company

Access to resources Recommend Favorite

Path delay fault testing of multiplexer-based shifters

By Vergos H. T.   Tsiatouhas Y.   Haniotakis Th.   Nikolos D.   Nicolaidis M.  

International Journal of Electronics, Vol. 88, Iss. 8, 2001-08 ,pp. : 923-937

Taylor & Francis Ltd

Access to resources Recommend Favorite

False-Path Removal Using Delay Fault Simulation

By Gharaybeh M.A.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 463-476

Springer Publishing Company

Access to resources Recommend Favorite

The Coupling Model for Function and Delay Faults

By Yi Joonhwan  

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 631-649

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

By Girard Patrick  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 161-172

Springer Publishing Company

Access to resources Recommend Favorite