Sub-circuit models of silicon-on-insulator insulated-gate pn-junction devices for electrostatic discharge protection circuit design and their applications

Author： Wakita S.   Omura Y.  

Publisher： Elsevier

ISSN： 0038-1101

Source： Solid-State Electronics, Vol.47, Iss.11, 2003-11, pp. : 1943-1952

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An advanced physics-based sub-circuit model of a punch-trough insulated gate bipolar transistor

By Jankovic Nebojsa  

International Journal of Electronics, Vol. 96, Iss. 7, 2009-07 ,pp. : 767-779

Taylor & Francis Ltd

Access to resources Recommend Favorite

Optimal power consumption design of the amorphous silicon thin-film transistor gate driver circuit for 10.1-in. display panel manufacturing

By Li Yiming   Chiang Chien-Hshueh   Chen Yu-Yu   Chen Chieh-Yang  

Journal of Information Display, Vol. 14, Iss. 1, 2013-03 ,pp. : 13-19

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analytical heat flow modeling of silicon-on-insulator devices

By Cheng M.-C.   Yu F.   Habitz P.   Ahmadi G.  

Solid-State Electronics, Vol. 48, Iss. 3, 2004-03 ,pp. : 415-426

Elsevier

Access to resources Recommend Favorite

A high performance charge plasma PN-Schottky collector transistor on silicon-on-insulator

By Loan Sajad A   Bashir Faisal   Rafat M   Alamoud Abdul Rehman M   Abbasi Shuja A  

Semiconductor Science and Technology, Vol. 29, Iss. 9, 2014-09 ,pp. : 95001-95009

IOP Publishing

Access to resources Recommend Favorite

Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications

By Ker M-D.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 3, 2002-09 ,pp. : 257-278

Springer Publishing Company

Access to resources Recommend Favorite