Related content

Investigations for Minimum Invasion Digital Only Built-In “Ramp” Based Test Techniques for Charge Pump PLL's

By Burbidge M.J.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 481-490

Springer Publishing Company

Access to resources Recommend Favorite

CMOS PLL Design in a Digital Chip Environment

By Ramey D.A.  

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 91-112

Springer Publishing Company

Access to resources Recommend Favorite

A fast-locking PLL with all-digital locked-aid circuit

By Kao Shao-Ku   Hsieh Fu-Jen  

International Journal of Electronics, Vol. 100, Iss. 2, 2013-02 ,pp. : 245-258

Taylor & Francis Ltd

Access to resources Recommend Favorite

High accuracy digital aging monitor based on PLL-VCO circuit

By  

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15004-15008

IOP Publishing

Access to resources Recommend Favorite

A 400 MHz–1.5 GHz all digital integer-N PLL with a reference spur reduction technique

By Song Junyoung   Hwang Sewook   Kim Tae-Chan   Kim Chulwoo  

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 1, 2014-04 ,pp. : 183-189

Springer Publishing Company

Access to resources Recommend Favorite