Power Supply Design Parameters for Switching-Noise Control in Deep-Submicron Circuits Design Flows

By Graziano M.   Masera G.   Piccinini G.   Zamboni M.  

Analog Integrated Circuits and Signal Processing, Vol. 31, Iss. 3, 2002-06 ,pp. : 225-248

Springer Publishing Company

Access to resources Recommend Favorite

Investigation of iridium as a gate electrode for deep sub-micron CMOS technology

By Pawlak M.A.   Schram T.   Maex K.   Vantomme A.  

Microelectronic Engineering, Vol. 70, Iss. 2, 2003-11 ,pp. : 373-376

Elsevier

Access to resources Recommend Favorite

Laser SEU sensitivity mapping of deep submicron CMOS SRAM

By Yongtao Yu   Guoqiang Feng   Rui Chen   Jianwei Han  

Journal of Semiconductors, Vol. 35, Iss. 6, 2014-06 ,pp. : 64011-64014

IOP Publishing

Access to resources Recommend Favorite

Low-voltage, low-power current monitor for deep-submicron testing

By Pecuh I.   Margala M.   Stopjaková V.  

International Journal of Electronics, Vol. 88, Iss. 10, 2001-10 ,pp. : 1117-1129

Taylor & Francis Ltd

Access to resources Recommend Favorite

Optimized transmission gate-based CMOS full adders: design and analysis

By Lam Ringo Wai-Kit   Li Chi-Kwong  

International Journal of Electronics, Vol. 88, Iss. 9, 2001-09 ,pp. : 1001-1013

Taylor & Francis Ltd

Access to resources Recommend Favorite