Related content

Memory-cell layout as a factor in the single-event-upset susceptibility of submicron dice CMOS SRAM

By Stenin V.  

Russian Microelectronics, Vol. 40, Iss. 3, 2011-05 ,pp. : 170-175

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

An evaluation of deep-submicron CMOS design optimized for operation at 77 K

By Foty Daniel  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. : 97-105

Springer Publishing Company

Access to resources Recommend Favorite

Investigation of iridium as a gate electrode for deep sub-micron CMOS technology

By Pawlak M.A.   Schram T.   Maex K.   Vantomme A.  

Microelectronic Engineering, Vol. 70, Iss. 2, 2003-11 ,pp. : 373-376

Elsevier

Access to resources Recommend Favorite

The total dose effects on the 1/f noise of deep submicron CMOS transistors

By Rongbin Hu   Yuxin Wang   Wu Lu  

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 24006-24011

IOP Publishing

Access to resources Recommend Favorite

IDDQ Testing of Submicron CMOS—by Cooling?

By Rencz M.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 453-461

Springer Publishing Company

Access to resources Recommend Favorite